{"id":151,"date":"2020-06-23T00:11:23","date_gmt":"2020-06-23T00:11:23","guid":{"rendered":"https:\/\/new.isfpga.org\/?page_id=151"},"modified":"2021-07-01T23:11:57","modified_gmt":"2021-07-01T23:11:57","slug":"archive","status":"publish","type":"page","link":"https:\/\/wp.isfpga.org.dream.website\/archive\/","title":{"rendered":"Archive"},"content":{"rendered":"\n

FPGA 2021<\/a>
FPGA 2020<\/a>
FPGA 2019<\/a>
FPGA 2018<\/a>
FPGA 2017<\/a>
FPGA 2016<\/a>
FPGA 2015<\/a>
FPGA 2014<\/a>
<\/p>\n\n\n\n

(If you happen to have past FPGA websites not shown here, contact the Publicity Chair!)<\/p>\n","protected":false},"excerpt":{"rendered":"

FPGA 2021FPGA 2020FPGA 2019FPGA 2018FPGA 2017FPGA 2016FPGA 2015FPGA 2014 (If you happen to have past FPGA websites not shown here, contact the Publicity Chair!)<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":[],"_links":{"self":[{"href":"https:\/\/wp.isfpga.org.dream.website\/wp-json\/wp\/v2\/pages\/151"}],"collection":[{"href":"https:\/\/wp.isfpga.org.dream.website\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/wp.isfpga.org.dream.website\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/wp.isfpga.org.dream.website\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/wp.isfpga.org.dream.website\/wp-json\/wp\/v2\/comments?post=151"}],"version-history":[{"count":5,"href":"https:\/\/wp.isfpga.org.dream.website\/wp-json\/wp\/v2\/pages\/151\/revisions"}],"predecessor-version":[{"id":513,"href":"https:\/\/wp.isfpga.org.dream.website\/wp-json\/wp\/v2\/pages\/151\/revisions\/513"}],"wp:attachment":[{"href":"https:\/\/wp.isfpga.org.dream.website\/wp-json\/wp\/v2\/media?parent=151"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}