## AFFIX: Automatic Acceleration Framework for FPGA Implementation of OpenVX Vision Algorithms

Sajjad Taheri<sup>1</sup>, Payman Behnam<sup>2</sup>, Eli Bozorgzadeh<sup>1</sup>, Alexander Veidenbaum<sup>1</sup>, Alexandru Nicolau<sup>1</sup>

<sup>1</sup>Department of Computer Science, UC Irvine

<sup>2</sup>School of Computing, University of Utah

27th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

### Motivation





### FPGAs for Computer Vision Acceleration



#### Computer Vision

- Important applications in automation, entertainment, healthcare, etc.
- $\times\,$  Complex algorithms and demanding workloads

#### FPGAs offer

 Inherrent parallelism, high performance, low latency, energy efficiency.

Efficient FPGA acceleration requires hardware design expertise and considerable amount of engineering man-hours.

### AFFIX Goal



- FPGA acceleration flow for high level graph-based computer vision algorithms
- "Conventional" computer vision algorihtms based on OpenVX specification.
  - Related work include domain specific languages to represent image processing pipeline: e.g., Halide (2016), PolyMage (2016)





### Our Approach



#### Domain Knowledge

- Design accelerator architecture by considering image processing kernel behaviors
  - Domain Specific Representation and implementataion
- Apply algorithm-specific optimizations on the algorithm graphs

#### FPGA Design Methodology

- Use High Level Synthesis (OpenCL).
  - Portablity
  - Maintainability
- Apply Hardware specific optimizations





#### 1 Motivation

#### 2 Customizable library of vision functions

#### 3 AFFIX framework

#### 4 Evaluation

#### 5 Conclusion and future direction



### Overview of OpenVX



#### OpenVX

- Open, royalty-free standard for cross platform acceleration of computer vision applications
- Performance and power-optimized computer vision processing
- Graph-based execution model to enable task and data-independent execution





#### OpenVX defined objects

- Kernel: Abstract representation of a vision functions, predicates, and delay objects
- Node: An instance of a kernel
- Virtual Image: Represents an image
- Graph: A set of nodes connected in a directed acyclic fashion.



Graph Lifecycle

### Customizable library of vision functions



### Vision Function Categorization

- Vision functions are categorized based on their data access patterns
- We have implemented streaming kernels for each category in OpenCL















#### Kernels from OpenVX Specification 1.2

Category	Formal Definition	OpenVX Vision Function
Pixel-wise	out(x, y) = f(in(x, y))	Absolute difference, Accumulate, Accumulate
		squared, Accumulate weighted, Addition/sub-
		traction, Bitwise operations, Channel combine,
		Channel extract, Color convert, Convert bit
		depth, Magnitude, Phase, Pixel-wise multiplica-
		tion, Threshold, Min, Max
Fixed-rate Stencil	$out(x, y) = \sum_{i=-k}^{i=k} \sum_{j=-k}^{j=k} g(in(x+i, y+j))$	Box filter, Sobel, Non-maxima suppression, Cus-
		tom convolution, Erode, Dilate, Gaussian blur,
		Nonlinear filter, Integral image, Median filter
Multi-rate Stencil	$out(x, y) = \sum_{i=-k}^{i=k} \sum_{j=-k}^{j=k} g(in(Nx + i, Ny + j))$	Down-sample, Scale image
Statistical	$out = \sum_{i=0}^{i=Width} \sum_{i=0}^{j=Height} g(in(i,j))$	Histogram, Mean, Standard deviation, Min,max
		location
Geometric	out(x, y) = in(h(x, y), h'(x, y))	Remap, Warp affine, warp perspective
Table lookup	out(x, y) = table[in(x, y)]	table lookup
Non-primitive	N/A	Equalize histogram, Fast corners, Harris corners,
		Gaussian image pyramid, Canny edges, LBP,
		HOG, HoughLinesP

Categorization of Supported OpenVX vision functions

### Template-based FPGA Kernel Implementation



Templates based on vision function categorization.

- Easier testing and optimization (5 cases vs 50+ cases)
- Easier to extend OpenVX with user defined functions



General implementation of different kernel categories



#### Kernels can be specialized with

- Specific compute function (similar to function pointers)
- Input and output types (OpenCL standard types)
- SIMD size (1 to 32)
- Sliding Window size
- Local memory configuration (banking, etc.)
- Arithmetic precision (double, float and potentially fixed point)

#### Channels can be specialized with

- Channel type and width
- Channel depth

### **OpenCL Programming Interface**



- A Domain Specific Language (DSL) on top of OpenCL.
- C-style macros are used to instantiate and specialize generic templates in OpenCL



STENCIL\_KERNEL(name, win\_size, SIMD\_size, kernel\_size, in\_type, out\_type, func, params, in\_ch, out\_ch)

 Vision functions such as Gaussian blur, erode, dilate, and box filter can be implemented with this template

### OpenCL Programming Interface (Cont'd)



C-style macros are used to instantiate and specialize channels in OpenCL as well.

- Channels are dynamic FIFOs
- Kernels communicate through channels

#### Example

```
#define SIMD_SZ 8
CHANNEL(ch_con_col, uchar, SIMD_SZ)
CHANNEL(ch_thresh, uchar, SIMD_SZ)
THRESH(ch_conv_col, SIDM_SZ, thresh_val, ch_thresh)
```

### AFFIX framework





### **AFFIX Framework Flow**



Automatic generation of accelerator systems from input algoritms.

1 Checks input algorihtm graph for correctness

Input graph is represented in a textual format



### **AFFIX Framework Flow**



Automatic generation of accelerator systems from input algoritms.

1 Checks input algorihtm graph for correctness

Input graph is represented in a textual format

 Analysises, paritions, and optimizes the algorithm graph



### **AFFIX Framework Flow**



Automatic generation of accelerator systems from input algoritms.

1 Checks input algorihtm graph for correctness

Input graph is represented in a textual format

- Analysises, paritions, and optimizes the algorithm graph
- 3 Generates code for both FPGA and CPU components



### OpenVX Example: Lane Detection Algorithm





#### Algorithm



Input image

Grayscale image

b\_image f\_image t\_image

Highlighted lanes

Lane Detection Algorithm Demonstration (Input video obtained from software.intel.com)





#### Simplify and optimize OpenVX graphs

- Decomposition of OpenVX vision functions into simpler primitives
- Removal of nodes that are not connected to an output node
- Separable and symmetric 2D filter implementation

More steps can be incorporated...



Step 1: Input Lange Detection Algorithm Graph.



#### Simplify and optimize OpenVX graphs

- Decomposition of OpenVX vision functions into simpler primitives
- Removal of nodes that are not connected to an output node
- Separable and symmetric 2D filter implementation

More steps can be incorporated...



Step 2: Lowered Lane Detection Algorithm. RGB-to-YUV node is replaced with RGB2Y, RGB2U, and RGB2V nodes. Channel extract node drops U and V images.



#### Simplify and optimize OpenVX graphs

- Decomposition of OpenVX vision functions into simpler primitives
- Removal of nodes that are not connected to an output node
- Separable and symmetric 2D filter implementation

More steps can be incorporated...



Step 3: Optimized Lane Detection Algorithm



# Algorithm graph is partitioned based on vision functions data dependencies

#### FPGA Graph Partitionin





Graph with only pixel-wise, stencil, and Lookup nodes can be fully pipelined. Statistical Nodes (h,f) must be last nodes of any pipeline



Statistical Nodes (h,f) must be last nodes of any pipeline





### Graph Partitioning



Not all vision functions are accelerated on the FPGA

- Kernels with irregular data access
- Kernels with high resource usage or complex implementations

Heterogeneous Graph Partitioning



Graph partitioning in case of CPU nodes: predecessors and successors of CPU nodes(h,f) cannot be mapped to a same pipeline.





- FPGA partitions are implemented in OpenCL
- Partitions are executed in topological order.



Lane Detection Partitioning





### FPGA Partitions are described in OpenCL



```
#define SIMD_SZ 8
#define WIN_SZ 240
// Partition 1
CHANNEL(ch_in, uint, SIMD_SZ)
CHANNEL(ch v. uchar, SIMD SZ)
SRC(ch in)
RGBTOY(SIMD_SZ, ch_in, ch_y)
SAVE(ch_y)
// Partition 2
CHANNEL(ch_warped, uchar, SIMD_SZ)
CHANNEL(ch_conv_row, uchar, SIMD_SZ)
CHANNEL(ch_con_col, uchar, SIMD_SZ)
CHANNEL(ch_thresh, uchar, SIMD_SZ)
float[9] conv col = {...}:
float[3] conv row = {...}:
WARP_LOAD(ch_warped, SIMD_SZ)
CONV ROW(ch warped, ch conv row, 9, conv row, ...)
CONV_COL(ch_conv1, ch_con_col, 3, conv_col, ...)
THRESH(ch_conv_col, SIDM_SZ, thresh_val, ch_thresh)
SINK(ch_thresh)
```

Simplifed OpenCL Implementation of Lane Detection





They implement *Algorithm* class interface:

- Describe both hardware and software pipeline and their ordering
- Implement pre- and post- processing steps for each partition
- Guide OpenCL runtime (Memory allocation, etc)
- USes OpenCV to implement CPU vision functions



### **Overall System Components**





Software Components





### Evaluation





### Evaluation: Workload and Platform Characterizatio

Diverse set of vision algorithms developed

 Application domain, number of vision functions, and combination of vision function types

Benchmark	Domain	No VX	No Ex- tension	N₀ CPU	No Geo	No Stats	No Graph Partitions	
		Fns	Fns	Fns	Fns	Fns		
Canny Edges	Image Processing	1	0	1	0	0	2	
Automatic Con- trast	Image Processing	6	0	0	0	1	2	
Lane Detection	Image Processing	6	0	0	1	0	3	
Color Copy	Color Printing	42	4	1	0	0	3	
Census Trans- form	Visual Descriptor	4	1	0	0	0	1	
SIFT keypoints	Visual Descriptor	116	2	0	0	0	1	

Workload Characterization

#### Test Platfrom Spec

Intel Arria-10GX board connected to host with Intel Core i7 4770 processor via PCIe Gen3x8.

#### Evaluation: Results





Arria 10 Resource utilization and FMax





### Evaluation: Results





Arria 10 Resource utilization and FMax

- **1** No significant drop on FMax by increasing SIMD size
- 2 Resources usage grows linearly by increasing SIMD size







Benchmark	Input Size	CPU	FPGA	FPGA	FPGA	FPGA	FPGA	FPGA
		(AVX+8	SIMD=1	SIMD=2	SIMD=4	SIMD=8	SIMD=16	SIMD=32
		Cores)						
Canny Edges	3840×2160×1	15 ms	28 ms	15 ms	8 ms	5 ms	4 ms	4 ms
Automatic	3840×2160×4	21 ms	84 ms	45 ms	22 ms	13 ms	N/A	N/A
Contrast								
Lane Detec-	3840×2160×4	46 ms	57 ms	27 ms	14 ms	12 ms	N/A	N/A
tion								
Color Copy	3840×2160×4	83 ms	45 ms	32 ms	23 ms	19 ms	N/A	N/A
Census Trans-	3840×2160×4	12 ms	27 ms	14 ms	7 ms	4 ms	3 ms	3 ms
form								
SIFT key-	3840×2160×1	223 ms	56 ms	27 ms	14 ms	10 ms	10 ms	N/A
points								

Average total execution time of CPU only vs CPU(Intel Core i7)+Arria10 accelerated algorithms with different SIMD sizes

- SIMD\_SIZE is limited by PCIe width (256 bits)
- FPGA performance increases linearly by improving SIMD until hitting PCIe max bandwidth (Gen3x8)

### Conclusion and future direction





### Conclusion



#### Contributions

- Library of costumizable OpenVX vision functions implementated in OpenCL
  - Support for a wide variety of OpenVX vision elements (functions, data types, control structures)
  - Extendable with new user defined functions
- 2 Algorithm graph and low level hardware optimization
- 3 Heterogeneous Graph partitioning and implementation

Salable and efficient hardware generationEase of development





- Power and energy optimization
- More sophisticated CPU scheduling using multiple processor cores
- Neural Network Integration

#### Questions?

contact sajjadt@uci.edu

This work is supported by the Intel Corp.



