The Network Management Unit (NMU): Securing Network Access For Direct-Connected FPGAs

Daniel Rozhko and Paul Chow

High-Performance Reconfigurable Computing Group ∙ University of Toronto

February 26th, 2019

FPGAs in Datacenters

• FPGAs are increasingly being deployed in datacenter and cloud environments

 $\overline{}$

FPGAs in Datacenters

- FPGAs are increasingly being deployed in datacenter and cloud environments
- Major deployments are available by many vendors:

3

• Traditional FPGA Connectivity Model – Accelerator

• Traditional FPGA Connectivity Model – Accelerator

• Increasingly Deployed Model - Direct-Connected FPGA

• Increasingly Deployed Model - Direct-Connected FPGA

Network connectivity must be explicitly secured in hardware

7

Securing Network Access for FPGAs

• Why do we need to secure network connectivity?

Securing Network Access for FPGAs

- Why do we need to secure network connectivity?
- Multi-user or multi-tenant environments
	- Multiple applications can affect/observe network behaviour
- Un-trusted users (i.e. in cloud-like deployments)

– Network (potentially) exposed to errant or malicious behaviour

Analogue – Memory Management Unit (MMU)

• An analogous shared resource – memory

Analogue – Memory Management Unit (MMU)

• An analogous shared resource – memory

MMU provides for each application: - isolation to specific parts of memory

- rejection of invalid requests

The Network Management Unit (NMU)

• Introducing the NMU

1 2

th,

Ď

The Network Management Unit (NMU)

• Introducing the NMU – securing network connectivity

Outline

- Motivation for NMU
- NMU Architecture Types
- Our Hardware Implementation
- Evaluation of NMU Types
- Conclusions

Outline

- Motivation for NMU
- **NMU Architecture Types**
- Our Hardware Implementation
- Evaluation of NMU Types
- Conclusions

1 5

Previous Work – Hardware

- Network security schemes from previous FPGA works
	- Packet encapsulation
	- MAC source address replacement
	- Full network switch in soft-logic
		- e.g. OpenFlow switch on FPGA

Previous Work – Hardware

- Network security schemes from previous FPGA work
	- Packet encapsulation (1)
	- MAC source address replacement (2)
	- Full network switch in soft-logic (3)
		- e.g. OpenFlow switch on FPGA
- Either very simplistic (1,2) or high utilization (3)

Previous Work – Software

- Firewalls
	- Network Access Control Lists (NACL)
	- Both Source and Destination Address ACLs
- Virtualization
	- VLAN (tag-based) , VXLAN, NVGRE (encapsulation-based)
- Hairpinning
	- Pushing securitization to another switch or appliance

- Four main considerations identified for NMU design
	- 1) Access Controls Implemented
	- 2) Support for Internal Routing
	- 3) Virtual Networking Functionality
	- 4) Network Layer of Operation

- Four main considerations identified for NMU design
	- 1) Access Controls Implemented

• ACLs can be implemented in the NMU, or in the downstream physical switch

- ACLs can be implemented in the NMU, or in the downstream physical switch
- Our classification of NMU Types:

Type $A \rightarrow$ no ACLs implemented in NMU (802.1Qbg, 802.1pr)

- ACLs can be implemented in the NMU, or in the downstream physical switch
- Our classification of NMU Types:

Type $A \rightarrow$ no ACLs implemented in NMU (802.1Qbg, 802.1pr)

Type $B \rightarrow$ Sender Address ACLs only in NMU

- ACLs can be implemented in the NMU, or in the downstream physical switch
- Our classification of NMU Types:

Type $A \rightarrow$ no ACLs implemented in NMU (802.1Qbg, 802.1pr)

Type $B \rightarrow$ Sender Address ACLs only in NMU

Type $C \rightarrow$ Sender and Destination Address ACLs in NMU

- ACLs can be implemented in the NMU, or in the downstream physical switch
- Our classification of NMU Types:

Type $A \rightarrow$ no ACLs implemented in NMU (802.1Qbg, 802.1pr)

Type $B \rightarrow$ Sender Address ACLs only in NMU

Type $C \rightarrow$ Sender and Destination Address ACLs in NMU

Type $E \rightarrow$ Encapsulation, no ACLs necessary

- Four main considerations identified for NMU design
	- 2) Support for Internal Routing

- Four main considerations identified for NMU design
	- 3) Virtual Networking Functionality

- Four main considerations identified for NMU design
	- 4) Network Layer of Operation

Outline

- Motivation for NMU
- NMU Architecture Types
- Our Hardware Implementation
- Evaluation of NMU Types
- Conclusions

Principal Hardware Sub-Components

- Three main reusable sub-components
	- a) Packet Parsers
	- b) Encapsulator/Tagger
	- c) De-Encapsulator/De-Tagger 3

Traditional Packet Parsers

• Traditional packet parser system:

• Traditional packet parser, but with processing done in flight

• Traditional packet parser, but with processing done in flight

Þ

• Traditional packet parser, but with processing done in flight

Þ

• Traditional packet parser, but with processing done in flight

Ď

Encapsulators/Taggers

• Packet split into segment FIFOs, read out with inserted data

 $\breve{\mathbf{p}}$

De-Encapsulators/De-Taggers

• Data to be removed from packet never inserted into FIFOs

3 7

• Type B-L2 NMU (source ACLs, MAC layer processing)

• Type B-L2 NMU (source ACLs, MAC layer processing)

3 \overline{Q}

• Type B-L2 NMU (source ACLs, MAC layer processing)

4 0

• Type B-L2 NMU (source ACLs, MAC layer processing)

4 1

• Type C-L2 NMU (source & dest ACLs)

• Type CR-L2 NMU (adding internal routing)

E.

Ď

• Type CR-L2 NMU (adding internal routing)

 \rightarrow th,

Ď

Ď

• Type CR-L4 NMU (expanding to layer 4 packet processing)

• Type A (tagging) and Type E (encapsulation)

tag/encap on egress de-tag/de-encap on ingress

4 6

• Type A (tagging) and Type E (encapsulation)

p
P

ý

• The Universal NMU

Add encap/de-encap components to L4 NMU architecture

Multi-Tenant Considerations

- Can have multiple applications on one FPGA
	- NMU needs to secure multiple logical connections separately
	- We implement NMUs with 32 logical connections

4 \overline{Q}

Outline

- Motivation for NMU
- NMU Architecture Types
- Our Hardware Implementation
- Evaluation of NMU Types
- Conclusions

5 0

Evaluation Setup

• What qualities of NMUs characterize its performance?

Evaluation Setup

- What qualities of NMUs characterize its performance?
	- ❖ Throughput (10Gbps line-rate, no need to measure)
	- ❖ Area (need to measure LUT/FF utilization)
	- ❖ Latency (need to measure cycles added in ingress/egress path) • freq. =156.25 MHz (freq. of Ethernet controller)

Evaluation Setup

• Four simple hardware applications on one FPGA

- Configured over PCIe
- 32 logical connections
	- 4 applications x 8 connections
- Kintex Ultrascale XCKU115

Area Comparison

÷

5 4 Ō

 $\breve{\mathbf{p}}$

Area Comparison

Not much difference in utilization between NMU Types

ah.

O

Þ

Area Comparison

Overhead of Universal NMU is about 3-4x (but still small)

 \rightarrow E.

O

Þ

Area Comparison **Latency (cycles)**

Impact on latency of Universal NMU is more pronounced

February 26th, 2019 **High-Performance Reconfigurable Computing Group** ⋅ University of Toronto

Ď

NMU Evaluation – Routability

Area Comparison:

NMU Evaluation – Routability

Latency Comparison (in cycles):

NMU Evaluation – Network Layer

Area Comparison

Overhead of IP Layer inspection significant, but not significant for Transport Layer

6 0

Þ

NMU Evaluation – Network Layer

Area Comparison

Universal NMU overhead is still high, 1.8-2x

6 1

 $\check{\mathrm{p}}$

NMU Evaluation – Network Layer

Area Comparison **Latency (cycles)**

Not much difference in latency

6 2

UP

NMU Variety Evaluation Summary

- Area
	- Routability has biggest impact on area utilization
	- Jumping from MAC to IP processing also has a big impact, though the jump from IP to Transport protocol is less severe
	- All implementations have low area overhead
- Latency
	- Routability has single biggest impact on latency as well
	- Universal NMU has a big latency hit

Universal NMU Scalability

• Scaling Number of Logical Connections

ń

Ď

Universal NMU Scalability

• Scaling Number of Logical Connections

6 5 Ď

Outline

- Motivation for NMU
- NMU Architecture Types
- Our Hardware Implementation
- Evaluation of NMU Types
- Conclusions

Conclusions

- The NMU is a low overhead network security solution for direct-connected FPGAs, across many configurations
- Differences between NMU configurations are quite small, though Universal NMU does add significantly more latency
- Universal NMU can scale to 256 connections, with area hit
- Universal NMU effectively implements all NMU functionalities identified, may be candidate for hardening

Acknowledgments

We'd like to thank and acknowledge Xilinx, Hauwei, and NSERC for the funding, material, and support provided for this project

Questions?

rozhkoda@eecg.toronto.edu

6 9