A New Approach to Automatic Memory Banking using Trace-Based Address Mining

Yuan Zhou^{*}, Khalid Al-Hawaj^{*}, Zhiru Zhang

Computer Systems Lab Electrical and Computer Engineering Cornell University





FPGA Accelerators Demand High Bandwidth

- Modern FPGA accelerators maximize performance using highly parallel architecture
 - Many processing elements (PEs) with pipelined datapath
 - High bandwidth requirement



Importance of Memory Banking

- Memory banking (partitioning) is commonly used in FPGA designs
 - Exploit abundant distributed memory resources in FPGA
 - Low storage overhead compared to duplication



Memory Banking in HLS

- Commercial HLS tools support memory banking
 - Use cases: small/medium-size on-chip memories
 - Basic schemes: block, cyclic, and complete partitioning



Not automatic: user-specified pragmas required

Related Work

Static compile-time techniques that automatically generate memory partitioning solutions for HLS

Representative techniques

- Linear-transformation-based memory partitioning [Wang et al., DAC'13] [Meng et al., DAC'15]
- Generalized memory partitioning (GMP) [Wang et al., FPGA'14]
- Lattice-based memory partitioning [Cilardo & Gallo, TACO'15]
- Difference-based memory partitioning [Yin et al., ICCAD'16]

• • •

Pros & Cons of Compile-Time Memory Partitioning

- Efficient in runtime
- But sensitive to syntactic variances

for (i = 0; i < N-1; i + +)sum += A[i] + A[i+1]; vs. for (i = 0; i < N-1; i + +)sum += A[i+(i%2)] + A[i+((i+1)%2)];

Only effective for affine access patterns

for (i = 0; i < N-1; i ++)sum += A[i] + A[i+1]; vs. for (i = 0; i < N-1; i ++)sum += A[B[i]] + A[B[i+1]];

Only considers simple metrics of hardware complexity

FPGA Accelerator with Banked Memory



FPGA Accelerator with Banked Memory



Our Proposal: Trace-based Memory Banking

- The memory trace of an application contains useful information about memory access pattern
 - Not sensitive to coding style
 - Not limited to affine memory accesses

- We explore the opportunity of finding memory banking solution with trace analysis
 - Focus on conflict-free banking schemes





Another Example



- Three parallel memory accesses per iteration
- Assumption: minimum number of memory banks

Memory Trace and Initial Mask

- Addresses are constructed by concatenating array indices
 - Assume both array indices are four bits

Iteration	Addr0 (ilj)	Addr1 (ilj)	Addr2 (ilj)				
0	000010010	0001100 <mark>01</mark>	001010000				
1	000010011	0001l00 <mark>10</mark>	0010l00 <mark>01</mark>				
2	000010100	0001l00 <mark>11</mark>	0010l00 <mark>10</mark>				
3	0000l01 <mark>01</mark>	0001l01 <mark>00</mark>	0010l00 <mark>11</mark>				

- Start with the two LSBs as the mask, which distinguishes all three parallel memory accesses
- ▶ Banking function: Mask ID \rightarrow Bank ID

Conflict Graph Construction

Iteration	Addr0	Addr1	Addr2
0	000010010	0001100 <mark>01</mark>	0010l00 <mark>00</mark>
1	000010011	0001l00 <mark>10</mark>	001010001
2	000010100	0001l00 <mark>11</mark>	0010l00 <mark>10</mark>
3	0000l01 <mark>01</mark>	0001l01 <mark>00</mark>	001010011



Conflict Graph Construction

Iteration	Addr0	Addr1	Addr2
0	000010010	0001100 <mark>01</mark>	001010000
1	000010011	0001l00 <mark>10</mark>	0010l00 <mark>01</mark>
2	000010100	000110011	0010l00 <mark>10</mark>
3	0000l01 <mark>01</mark>	000110100	001010011



Mask Selection

- Lower-bounding chromatic number of the conflict graph
 - Use max-clique as a heuristic to filter out mask candidates when max clique size > #banks



- Max clique size = 4 > 3, not colorable
- A different mask is needed

Conflict Graph Coloring

A good mask: all four bits in the 2nd array index (j)

Iteration	Addr0	Addr1	Addr2
0	0000l <mark>0010</mark>	00011 <mark>0001</mark>	001010000
1	0000l <mark>0011</mark>	00011 <mark>0010</mark>	0010 <mark>10001</mark>



Banking Function from Graph Coloring

Conflict graph is colorable by three colors, solution found



Bank = MaskID % 3 = j % 3

Trace Analysis Uncovers Regularity in Access Pattern

	Iteration 0 1 	Addr0 000010010 000010011 	Addr1 000110001 000110010 	Addr2 001010000 001010001 						0010						
				Mask ID	Bank ID											
				0000	0											
٢				0001	1											
F	РЕ 0	PE 1 PE	2	0010	2											
L	<u> </u>						i/i	0	1	2	3	4	5	6	7	
ſ	Mask	Mask Ma	ask	1111	0		0	0	1	2	0	1	2	0	1	
				Bank = Ma	askID % 3	$\mathbf{\mathbf{\mathbf{A}}}$	1	0	1	2	0	1	2	0	1	
E	Bank =	MaskID % 3		— i %	3		2	0	1	2	0	1	2	0	1	
		L V		- j /			3	0	1	2	0	1	2	0	1	
		×					4	0	1	2	0	1	2	0	1	
	+						5	0	1	2	0	1	2	0	1	
	* r						6	0	1	2	0	1	2	0	1	
$ _{\mathrm{R}}$	ank	Bank Ba	INK				7	0	1	2	0	1	2	0	1	

The Complete Flow: TraceBanking



- A two-step approach to generate banking solution
 - 1. Identify the mask from representative memory trace
 - 2. Find an optimized banking solution using graph coloring
- Intra-bank offset generation
- Represent solution with closed-form equations if possible

SMT-Based Verification

- Verify that a representative trace results in a zero-conflict banking solution
 - SMT problem formulation
 - Basic compiler support (or instrumentation) for obtaining loop bounds and array indices

 Also useful to verify compiletime banking techniques, which are supposed to be correct by construction

```
int A[Rows][Cols];
for (int i = 1; i < Rows - 1; i + +)
 for (int i = 1; i < Cols - 1; i + +)
   compute(A[i-1][j+1], A[i][j], A[i+1][j-1]);
/* SMT problem formulation */
// banking function
int bank(int i, int j) {
 int mask = i;
 return j % 3;
// iteration domain
assert((i > 0) \&\& (i < Rows - 1));
assert((j > 0) \&\& (j < Cols - 1));
// has conflicts?
assert(
 (bank(i-1, j+1) == bank(i, j)) ||
 (bank(i-1, j+1) == bank(i+1, i-1)) \parallel
  II (bank(i, j) == bank(i+1, j-1))
);
// solution is free of banking conflicts if
the problem is unsatisfiable
```

Case Study: Face Detection

- Haar algorithm
 - Detects human faces with cascaded weak classifiers
- Window buffer fully partitioned for high throughput
- Difficult for existing techniques
 - Indirect array accesses
 - Variable number of accesses per iteration
- Baseline: Full Mux design
 - 12 instances of 625-to-1 multiplexers

pixel IntImg[25][25]; #pragma HLS array_partition variable=IntImg complete pixel c[12]; int filter_no;

CLASSIFIER:

for (filter_no=0; filter_no<2913; filter_no++) {
 #pragma HLS pipeline II=1
 // read array indexes from look-up tables
 r0.x = rectangles_array0[filter_no];
 r0.y = rectangles_array1[filter_no];</pre>

// access 8 data elements from array c[0] = IntImg[r0.y][r0.x]; c[1] = IntImg[r0.y][r0.x+r0.w];

```
// if condition met, access 4 more elements
if ((r2.w != 0) && (r2.h != 0)) {
    c[8] = IntImg[r2.y][r2.x];
    ...
}
else {
    c[8] = 0;
    ...
}
// process data
classify(c);
```

Banking vs. Full Mux

- Certain addresses are never accessed at the same time, they can be grouped into the same bank
 - 28-bank solution, each bank has ~20 data elements



Improve area with two stages of narrower multiplexers

Comparison with Baseline

Area, timing and latency result compared with baseline

Design	Slice	LUT	FF	DSP	BRAM	CP (ns)	Latency
Baseline	21275	53553	23785	3	22	9.22	2919
TraceBanking	4915	8266	12559	6	34	4.52	2923
	-76.9%	-84.6%	-47.2%	-51.0%			

 TraceBanking solution is incorporated into a complete face detection design

Results on Benchmarks with Affine Accesses

Baseline

- Hand-written synthesizable HLS C++ using linear coefficients generated by the GMP algorithm [Wang et al., FPGA'14]
- Area and timing result normalized to baseline



Conclusion and Future Work

- Automatic memory banking is necessary for current and future HLS applications
- Trace-based memory banking is a promising approach
 - More flexible
 - Complementary to compile-time techniques
- Future work
 - Explore conflict-less banking solutions
 - Extend to generate other specialized memory systems
 - Data reuse buffers