# Automatic Construction of Program-Optimized FPGA Memory Networks

<u>Hsin-Jung Yang</u><sup>†</sup>, Kermin E. Fleming<sup>‡</sup>, Felix Winterstein<sup>§</sup>, Annie I. Chen<sup>†</sup>, Michael Adler<sup>‡</sup>, and Joel Emer<sup>†</sup>

<sup>†</sup> Massachusetts Institute of Technology,
 <sup>‡</sup> Intel Corporation, <sup>§</sup> Imperial College London

February 23rd, FPGA 2017

FPGA applications are getting more complicated



- FPGA applications are getting more complicated
  - More transistors
  - More engines



- FPGA applications are getting more complicated
  - More transistors
    Multiple memory controllers
  - More engines



- FPGA applications are getting more complicated
  - More transistors
  - More engines

- Multiple memory controllers
- Multiple programs



• How to connect computational engines to board-level memories in order to maximize program performance?



On-chip caching

Network topology: latency, bandwidth

- How to connect computational engines to board-level memories in order to maximize program performance?
  - High design complexity: caching, network,...



• How to connect computational engines to board-level memories in order to maximize program performance?

- High design complexity: caching, network,...



- How to connect computational engines to board-level memories in order to maximize program performance?
  - High design complexity: caching, network,...
- Applications have different memory behavior



• How to connect computational engines to board-level memories in order to maximize program performance?

High design complexity: caching, network,...

Applications have different memory behavior



## Automatic Construction of Program-Optimized Memories

- A clearly-defined, generic memory abstraction
  - Separate the user program from the memory system implementation
- Program introspection
  - Understand the program's memory behavior
- A resource-aware, feedback-driven memory compiler
  - Use introspection results as feedback to automatically construct the "best" memory system for the target program and platform

#### **LEAP Memory Abstraction**



method void **write**(t\_ADDR addr, t\_DATA din);

method t\_DATA readResp();

endinterface

#### **Baseline LEAP Private Memory**



M. Adler et al., "LEAP Scratchpads," in FPGA, 2011.

#### **Baseline LEAP Private Memory**



### **Customizing LEAP Memory Network**

#### Distributed memory controllers



• Filtering algorithm for K-means clustering



#### • Filtering algorithm for K-means clustering (HLS kernel)

- 3 different data structures
- 8 parallel partitions,24 LEAP memory clients in total

#### Three data structures:

- (1) Tree nodes (low locality)
- (2) Center sets (high locality)
- (3) Stack (very high locality)



#### Filtering algorithm for K-means clustering $\bullet$

Program introspection: number of network messages



• FPGA virtualization: mapping multiple programs on FPGA



- Different programs are likely to have different behavior
- May need some quality-of-service (QoS) control

### **Communication Abstraction**

#### Service connection

- A new communication abstraction for centralized services
  - Enabling compilers to freely pick interconnect topology



#### **Compiler-Generated Network Topologies**



#### **Hierarchical Ring**



Shorter latency, larger area

Tree



**Highest complexity, shortest latency** 

#### **Network Profiler**

- Goal: to emulate different networks in a single compilation
  - Network partitioning, latency and bandwidth are all dynamically configurable



#### **Tree-Based Network**

- Construct a tree network that maximizes performance
  - Ideal case:



- More children per node, larger timing pressure on routers
- Fix K = max(#children per node) given a target frequency

#### **Tree-Based Network**

#### • Construct a K-ary tree that maximizes performance

Given L: number of leaves (clients)K: max number of children per node

#### – Case 1: clients with homogeneous behavior

- **Solution:** build a balanced tree with the minimum number internal nodes
- Example: L=6, K=3



#### **Tree-Based Network**

- Construct a K-ary tree that maximizes performance
  - Case 2: clients with heterogeneous behavior
    - Some clients are more sensitive to latency
    - Place latency-sensitive clients closer to root
    - A balanced tree may not be optimal
    - Example: L=6, K=3









## Automatic Construction of Program-Optimized Memories

- A clearly-defined, generic memory abstraction
  - Separate the user program from the memory system implementation
- Program introspection
  - Understand the program's memory behavior
- A resource-aware, feedback-driven memory compiler
  - Use introspection results as feedback to automatically construct the "best" memory system for the target program and platform

#### Program Introspection with Network Profiler

 Network profiler measures latency sensitivity per memory client



#### Program Introspection with Network Profiler

 Network profiler measures latency sensitivity per memory client



#### Program Introspection with Network Profiler

• Instrumentation logic monitors total number of requests, request rates, queueing delays...



#### Construction of Optimized Cache Networks

- Profiling compilation
  - Measure clients' latency sensitivity, bandwidth demands



- Main compilation: three-stage network construction
  - Network partitioning: (FPGA'16)

to balance the total traffic among controller networks

 Topology selection with client placement: to minimize the network latency impact on program performance

#### **Optimized Tree Construction**

#### • Construct a K-ary tree minimizing the total tree weights

- **Given** *N*: # leaves, *K*: max # children, *D*: max tree depth,

 $w_{nd}$ : weight of leaf n at depth d

- Variables:  $\lambda_{nd} \in \{0,1\}$ : whether leaf n is at depth d $x_d \in \mathbb{Z}_{\geq 0}$ : # leaves at depth d $y_d \in \mathbb{Z}_{\geq 0}$ : # internal nodes at depth d
- Integer linear programming (ILP) Problem:

$$\min_{\lambda,x,y} \sum_{n=1}^{N} \sum_{d=1}^{D} \lambda_{nd} w_{nd} \qquad \begin{array}{l} \text{s.t. } \sum_{d} \lambda_{nd} = 1, \forall n \\ x_{d} = \sum_{n} \lambda_{nd}, \forall d \\ y_{d} + x_{d} = K \cdot y_{d-1}, \forall d \\ y_{0} = 1 \text{ (root)} \end{array}$$

#### Construction of Optimized Cache Networks

- Profiling compilation
- Main compilation: three-stage network construction
  - Network partitioning (FPGA'16)
  - Topology selection with client placement
  - Bandwidth allocation: (for multi-program applications) to control the fairness among multiple programs





#### **Evaluation**

#### • Filtering algorithm on VC709

Different network configurations



### **Virtualizing FPGA**

#### • Case study: Mergesorter + Filtering algorithm

- Mergesorter: 4 LEAP memories (Filter: 24 memories)
- Performance ratio  $r = \frac{Performance_{MP}}{Performance_{SP}}$

- Fairness = 
$$n/(\sum_{i=1}^{n} \frac{1}{r_i})$$



### Conclusion

- We introduce a feedback-driven compiler that automatically constructs memory networks optimized for the target application.
  - A communication abstraction for centralized services
  - A dynamically configurable network profiler
  - Tree topology selection algorithms
- Future work:
  - Resource-aware memory network optimizations for asymmetric memory controllers