

Can FPGAs beat GPUs in Accelerating Next-Generation Deep Neural Networks?

<u>Eriko Nurvitadhi</u>, Ganesh Venkatesh, Jaewoong Sim, Debbie Marr (Accelerator Architecture Lab) Randy Huang, Jason Gee Hock Ong, Yeong Tat Liew (Programmable Solutions Group) Krishnan Srivatsan, Duncan Moss, Suchit Subhaschandra (FPGA Product Team) Guy Boudoukh (Computer Vision Group)

Disclaimer: the views expressed in this talk are those of the speaker and not his employer.

Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLECTLY ON MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLECTLY ON MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OF SUCH MISSION CRITICAL

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

The code names presented in this document are only for use by Intel to identify products, technologies, or services in development, that have not been made commercially available to the public, i.e., announced, launched or shipped. They are not "commercial" names for products or services and are not intended to function as trademarks.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com/design/literature.htm.

Intel is a trademark of Intel Corporation in the US and other countries.

Copyright © 2017 Intel Corporation. All rights reserved.


* Other brands and names may be claimed as the property of others.



Popular machine learning (ML) approach for data analytics



Popular machine learning (ML) approach for data analytics





Popular machine learning (ML) approach for data analytics






Popular machine learning (ML) approach for data analytics



Consists of layers of neurons connected via weighted edges

E.g., 4-layer neural net






Popular machine learning (ML) approach for data analytics



Forward pass

Consists of layers of neurons connected via weighted edges

E.g., 4-layer neural net






Popular machine learning (ML) approach for data analytics




Consists of layers of neurons connected via weighted edges






Popular machine learning (ML) approach for data analytics




Consists of layers of neurons connected via weighted edges





Popular machine learning (ML) approach for data analytics



State-of-the-art accuracies in multiple application domains



Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	Pa	VGG v89% top5) 19 layers rams: 140M odel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016



Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	Par	VGG 89% top5) I9 layers ams: 140M del: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016






Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	P	VGG ~89% top5) 19 layers arams: 140M odel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016






-		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	P	VGG (~89% top5) 19 layers arams: 140M Iodel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016





Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	P	VGG (~89% top5) 19 layers Params: 140M Iodel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016





Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	P	VGG ~89% top5) 19 layers arams: 140M odel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016




Many efforts to improve efficiency Batching



Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	P	VGG (~89% top5) 19 layers Params: 140M Iodel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016



Many efforts to improve efficiency Batching



Deeper More params? Larger model?			F	VGG (~89% top5) 19 layers Params: 140M Model: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016



Many efforts to improve efficiency Batching




Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	P	VGG (~89% top5) 19 layers Params: 140M Iodel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016



Many efforts to improve efficiency Batching

Reduce bitwidth



Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	P	VGG (~89% top5) 19 layers arams: 140M lodel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016

0


=



Many efforts to improve efficiency Batching

Reduce bitwidth





BinaryConnect [NIPS'15] XNORNet


AlexNet ResNet VGG GoogLeNet LeNet5 (~80% Top5) (~89% top5) (~89% top5) (~94% top5) Deeper 5 layers 8 layers 22 layers 152 layers 19 layers More params? Params: 1M Params: 60M Params: 140M Params: 6M Params: 60M Model: 4MB Model: 240MB Model: 240MB Larger model? Model: 500MB Model: 24MB Before 2012 2013 2014 2015 2016 2000



Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights





BinaryConnect [NIPS'15]

Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	Pa	VGG ~89% top5) 19 layers arams: 140M odel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016




XNORNet

Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights





BinaryConnect [NIPS'15]

XNORNet


Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB		VGG (~89% top5) 19 layers Params: 140M Model: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB
	Before 2000	2012	2013	20	014	2015




2016

Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights





BinaryConnect [NIPS'15]

XNORNet


Deeper More params? Larger model?	Model: 4MB	AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	ົ 1 Para	VGG 9% top5) 9 layers ams: 140M lel: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20	014	2015	2016



Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights Sparse activations





BinaryConnect [NIPS'15] XNORNet


[NIPS'15]


Deeper More params? Larger model?	Model: 4MB	AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	Pai	VGG 89% top5) 19 layers rams: 140M del: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20	014	2015	2016



Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights 3 Sparse activations 0





BinaryConnect [NIPS'15] XNORNet


- -


Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	Pai	VGG 89% top5) 19 layers rams: 140M del: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20)14	2015	2016



Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights Sparse activations





BinaryConnect [NIPS'15] XNORNet


AlexNet ResNet VGG GoogLeNet LeNet5 (~80% Top5) (~89% top5) (~94% top5) (~89% top5) Deeper 5 layers 152 layers 8 layers 19 layers 22 layers More params? Params: 1M Params: 60M Params: 140M Params: 6M Params: 60M Model: 4MB Model: 240MB Model: 240MB Larger model? Model: 500MB Model: 24MB Before 2012 2013 2014 2015 2000




2016

Many efforts to improve efficiency

Batching **Reduce bitwidth Sparse weights** Sparse activations





BinaryConnect [NIPS'15]


XNORNet


Deeper More params? Larger model?	Model: 4MB	AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB		VGGGoogLeNet(~89% top5)(~89% top5)19 layers22 layersParams: 140MParams: 6MModel: 500MBModel: 24MB		ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
	Before 2000	2012	2013	20	014	2015	2016



Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights Sparse activations





BinaryConnect XNORNet [NIPS'15] SparseCNN TernaryConnect [CVPR'15] [ICLR'16] Pruning [NIPS'15]

	[CIFAR-10 winner '14]								
Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB		VGG (~89% top5) 19 layers Params: 140M Model: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB			
	Before 2000	2012	2013	20	014	2015	2016		


Spatially


SparseCNN



Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights Sparse activations Compression





XNORNet TernaryConnect [ICLR'16]

BinaryConnect

[NIPS'15]

SparseCNN

[CVPR'15] Pruning

[NIPS'15]

		CIFAR-10 winner '14]								
Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB		VGG (~89% top5) 19 layers Params: 140M Model: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB				
	Before 2000	2012	2013	20)14	2015	2016			


Spatially


Sparco (MM



Many efforts to improve efficiency

Batching Reduce bitwidth Sparse weights Sparse activations Compression





XNORNet TernaryConnect [ICLR'16]

BinaryConnect

[NIPS'15]

SparseCNN

[CVPR'15] Pruning


[NIPS'15]

		[CIFAR-10 winner '14]							
Deeper More params? Larger model?		AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB		VGG (~89% top5) 19 layers Params: 140M Model: 500MB	GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB			
	Before 2000	2012	2013	20)14	2015	2016		


Spatially

SparseCNN



























DNNs Evolving Rapidly

Many efforts to improve efficiency





DNNs Evolving Rapidly

Many efforts to improve efficiency Batching

Reduce bitwidth Sparse weights Sparse activations Compression Compact network All applicable for Some for trai	I 3 2 X 1 4 5 3 4 Shared W weights	O =	Spatially SparseCNN [CIFAR-10		BinaryConnect [NIPS'15] SparseCNN [CVPR'15] Pruning [NIPS'15] HashedNets [ICML'15]	XNORNet TernaryConnect [ICLR'16] DeepComp [ICLR'16] SqueezeNet	
More params? Pa	LeNet5 5 layers rams: 1M odel: 4MB	AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB		winne VGG (~89% top5) 19 layers Params: 140M Model: 500MB	er '14] GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
Befo 200		2012	2013	20	014	2015	2016



DNNs Evolving Rapidly

Many efforts to improve efficiency Batching


SqueezeNet + DeepCompression: 6-bit, 20-50% sparse AlexNet accuracy, ~500x smaller (0.5MB)

Reduce bitwidth I W C Sparse weights 3 Sparse activations 0 Compression 2 Compact network	C I 3 2 X O 1 3 4 5 Shared W weights			BinaryConnect [NIPS'15] SparseCNN [CVPR'15] Pruning	XNORNet TernaryConnect [ICLR'16]
All applicable for inference Some for training	-	Spatially SparseCNN [CIFAR-10		[NIPS'15] HashedNets [ICML'15]	DeepComp [ICLR'16] SqueezeNet
Deeper More params? Larger model? Larger model?	AlexNet (~80% Top5) 8 layers Params: 60M Model: 240MB	winne VGG (~89% top5) 19 layers Params: 140M Model: 500MB	er '14] GoogLeNet (~89% top5) 22 layers Params: 6M Model: 24MB	ResNet (~94% top5) 152 layers Params: 60M Model: 240MB	
Before 2000	2012 2013	3 20	014	2015	2016




SqueezeNet + DeepCompression: **DNNs Evolving Rapidly** 6-bit, 20-50% sparse AlexNet accuracy, ~500x smaller (0.5MB) Many efforts to improve efficiency XNORnet (1-bit) $\rightarrow \sim 2\%$ AlexNet Batching 13×2 **Reduce bitwidth** W Ο 3 Х Ο **Sparse weights BinaryConnect** XNORNet Sparse activations 8 [NIPS'15] TernaryConnect Compression **SparseCNN** 2 Shared W [ICLR'16] [CVPR'15] **Compact network** weights Pruning DeepComp Spatially All applicable for inference [NIPS'15] [ICLR'16] **SparseCNN** HashedNets Some for training SaueezeNet [CIFAR-10 [ICML'15] winner '14] AlexNet VGG ResNet GoogLeNet LeNet5 (~80% Top5) (~89% top5) (~89% top5) (~94% top5) Deeper 5 layers 8 layers 19 layers 22 layers 152 layers More params? Params: 1M Params: 60M Params: 140M Params: 6M Params: 60M Larger model? Model: 4MB Model: 240MB Model: 240MB Model: 500MB Model: 24MB Before 2013 2012 2014 2015 2016 2000


























































(Prev)

Pascal

(Latest)


But, Power Hungry ~200+ W






Programmable











But, Power Hungry ~200+ W





Programmable






Integrated




Memory BW _{GB/s}

1000





But, Power Hungry ~200+ W





Programmable






Integrated




Memory BW E GB/s 1000 -500 -




But, Power Hungry ~200+ W


High achievable FLOP/s on GEMM (for big enough regular dense matrix, using native data types – FP32, FP16, INT8)





Programmable





Integrated





Pascal

(Latest)

Maxwell

(Prev)


But, Power Hungry ~200+ W

High achievable FLOP/s on GEMM (for big enough regular dense matrix, using native data types – FP32, FP16, INT8)


How much GPU's FLOPs can be utilized in next-gen DNNs?


























Power Efficient

10s-100s W



Prev



Mem BW S S10-MX HyperFlex[™] A10 A10 A10 A10 Higher Freq Care frequency

Latest


Power Efficient


10s-100s W

High-Level Programming









HyperFlex[™] 1

2x core frequency

Higher Freq


More Integrated

10s-100s W

Power Efficient

High-Level Programming











Discrete cards






Upcoming Stratix 10 will be more competitive to GPUs








1000s of hard DSPs (floating-point units)



Figures courtesy of Gordon Chiu






1000s of hard DSPs (floating-point units)

1000s of Hard "M20K" SRAMs (2.5KB/SRAM)

Figures courtesy of Gordon Chiu





1000s of hard DSPs (floating-point units)

1000s of Hard "M20K" SRAMs (2.5KB/SRAM)

Sea of Programmable Logic and Routing




Figures courtesy of Gordon Chiu

1000s of hard DSPs (floating-point units)

1000s of Hard "M20K" SRAMs (2.5KB/SRAM)

Sea of Programmable Logic and Routing

Extreme degree of customizations



Figures courtesy of Gordon Chiu




1000s of hard DSPs (floating-point units)

1000s of Hard "M20K" SRAMs (2.5KB/SRAM)

Sea of Programmable Logic and Routing

Extreme degree of customizations

Arbitrary bitwidth, mix bitwidths, etc



Figures courtesy of Gordon Chiu




1000s of hard DSPs (floating-point units)

1000s of Hard "M20K" SRAMs (2.5KB/SRAM)

Sea of Programmable Logic and Routing

Extreme degree of customizations

Arbitrary bitwidth, mix bitwidths, etc Arbitrary SRAMs compositions (spad, \$, fifo, ..)



Figures courtesy of Gordon Chiu



1000s of hard DSPs (floating-point units)

1000s of Hard "M20K" SRAMs (2.5KB/SRAM)


Sea of Programmable Logic and Routing

Extreme degree of customizations

Arbitrary bitwidth, mix bitwidths, etc

Arbitrary SRAMs compositions (spad, \$, fifo, ..)

Arbitrary DNN architectures



Figures courtesy of Gordon Chiu



1000s of hard DSPs (floating-point units)

1000s of Hard "M20K" SRAMs (2.5KB/SRAM)


Sea of Programmable Logic and Routing

Extreme degree of customizations

Arbitrary bitwidth, mix bitwidths, etc

Arbitrary SRAMs compositions (spad, \$, fifo, ..)

Arbitrary DNN architectures



Figures courtesy of Gordon Chiu

FPGAs well positioned for deep learning



This work: compare high-end GPU vs. FPGA for DNNs

• Collected measurements on latest high-end GPU (Titan X Pascal)

• Compared against projections for upcoming Stratix 10 FPGA


• Study 1: compare various GEMMs used by next-gen DNNs

• Study 2: case study on ternarized ResNet




Top-level On-Chip GEMM Unit for Data Mgr Conv/FC Layers Misc (ODM) Layers PE PE ... Unit Sparse (MLU) PE ΡΕ ••• Mgt ••• ... ••• (ReLu, Pooling, Batch **On-Chip Data** Mem Data Norm) Mgr (ODM) Mgr (MDM) Sparse Mgt



















intel

Methodology

FPGAs and GPU under study


	Arria 10 1150 FPGA	Stratix 10 2800 FPGA	TitanX Pascal GPU
Peak FP32 TFLOPs	1.36	9.2	11
On-chip RAMs	6.6 MB (M20Ks)	28.6 MB (M20Ks)	13.5 MB (RF, SM, L2)
Memory BW	Assume same as Titan X	Assume same as Titan X	480 GB/s

Evaluation

- GPU: used known library (cuBLAS) or framework (Torch with cuDNN)
- FPGA: estimated using Quartus and PowerPlay
 - For Stratix 10, we use Quartus Early Beta release. Note that its quality is not necessarily reflective of future more mature releases of Quartus for Stratix 10




Study 1 results: Dense GEMM



(intel)


Study 1 results: Dense GEMM




For "classic" FP32 Dense GEMM, S10 FPGA is catching up to GPU in performance, and better in perf/Watt



Study 1 results: Dense GEMM







For "classic" FP32 Dense GEMM, S10 FPGA is catching up to GPU in performance, and better in perf/Watt



Study 1 results: Dense GEMM





For "classic" FP32 Dense GEMM, S10 FPGA is catching up to GPU in performance, and better in perf/Watt For low precision 6bit, S10 FPGA can offer better performance, and even better perf/watt.



Neural networks with parameters of +1 or -1

Matrix x Vector, with +1 or -1											
	I W										
	-1		-1	+1	+1	(-11)+(1.1)+(1.1)	3				
	+1	х	-1	-1	-1	= (-11)+(11)+(11)=	-1				
	+1		+1	+1	-1	(-1.1)+(1.1)+(11)	-1				



Neural networks with parameters of +1 or -1

	Matrix x Vector, with +1 or -1										
I			W			0					
-1		-1	+1	+1	(-11)+(1.1)+(1.1)	3					
+1	x	-1	-1	-1	= (-11)+(11)+(11)=	-1					
+1		+1	+1	-1	(-1.1)+(1.1)+(11)	-1					

Binarized Matrix x Vector

I			W			0
0		0	1	1	bcnt(xnor(011,011))	3
1	x	0	0		_bcnt(xnor(011,000))=	
1		1	1	0	bcnt(xnor(011,110))	-1



Neural networks with parameters of +1 or -1

Matrix x Vector, with +1 or -1										
I			W			0				
-1		-1	+1	+1	(-11)+(1.1)+(1.1)	3				
+1	x	-1	-1	-1	= (-11)+(11)+(11)=	-1				
+1		+1	+1	-1	(-1.1)+(1.1)+(11)	-1				

Binarized Matrix x Vector

I			W			0
0		0	1	1	bcnt(xnor(011,011))	3
1	x				_bcnt(xnor(011,000))=	
1		1	1	0	bcnt(xnor(011,110))	-1

Used optimized GPU code and FPGA design from [FPT'16]




Neural networks with parameters of +1 or -1

	Matrix x Vector, with +1 or -1										
I			W			0					
					(-11)+(1.1)+(1.1)						
+1	x	-1	-1	-1	= (-11)+(11)+(11)=	-1					
+1		+1	+1	-1	(-1.1)+(1.1)+(11)	-1					

Binarized Matrix x Vector

I			W			0
0		0	1	1	bcnt(xnor(011,011))	3
1	x	0			_bcnt(xnor(011,000))=	
1		1	1	0	bcnt(xnor(011,110))	-1

Used optimized GPU code and FPGA design from [FPT'16]






Neural networks with parameters of +1 or -1

Matrix x Vector, with +1 or -1										
	I			W			0			
	-1		-1	+1	+1	(-11)+(1.1)+(1.1)	3			
	+1	х	-1	-1	-1	= (-11)+(11)+(11)= (-1.1)+(1.1)+(11)	-1			
	+1		+1	+1	-1	(-1.1)+(1.1)+(11)	-1			

Binarized Matrix x Vector

I			W			0
0		0	1	1	bcnt(xnor(011,011))	3
1	x				_bcnt(xnor(011,000))=	
1		1	1	0	bcnt(xnor(011,110))	-1

Used optimized GPU code and FPGA design from [FPT'16]






Neural networks with parameters of +1 or -1

Matrix x Vector, with +1 or -1									
I			W			0			
-1		-1	+1	+1	(-11)+(1.1)+(1.1)	3			
+1	x	-1	-1	-1	= (-11)+(11)+(11)=	-1			
+1		+1	+1	-1	(-1.1)+(1.1)+(11)	-1			

Binarized Matrix x Vector

L			W			0
0		0	1	1	bcnt(xnor(011,011))	3
1	x				_bcnt(xnor(011,000))=	
1		1	1	0	bcnt(xnor(011,110))	-1


Used optimized GPU code and FPGA design from [FPT'16]



S10 FPGA can offer significantly better performance than Titan X GPU



Study 1 results: Sparse GEMM Sparse NN














Study 1 results: Sparse GEMM Sparse NN






out




















Ternary NN: neural net with weights of +1,-1,0







Ternary NN: neural net with weights of +1,-1,0






Ternary NN: neural net with weights of +1,-1,0




















(intel)

Results


Per layer speedup varies depends on sparsity






Results

Per layer speedup varies depends on sparsity



S10 FPGA performs better, across all frequency targets



More Opportunities for FPGAs

Various further optimizations & customizations for deep learning

• e.g., math transforms (FFT, Winograd), further quantizations, compression schemes

Other irregular applications

e.g., other classes of ML, apps outside of ML

Latency sensitive applications

e.g., ADAS, industrial usages



So, can FPGAs beat GPUs for next-gen DNNs?

For classic DNNs using 32b dense GEMMs, FPGAs catching up to GPUs

But next-gen DNNs may not rely purely on big dense 32b GEMM anymore



So, can FPGAs beat GPUs for next-gen DNNs?

For classic DNNs using 32b dense GEMMs, FPGAs catching up to GPUs

But next-gen DNNs may not rely purely on big dense 32b GEMM anymore

For upcoming more irregular DNNs, FPGAs show great promise

Arbitrary data types (2b, 1b, ..), sparsity



So, can FPGAs beat GPUs for next-gen DNNs?

For classic DNNs using 32b dense GEMMs, FPGAs catching up to GPUs

But next-gen DNNs may not rely purely on big dense 32b GEMM anymore

For upcoming more irregular DNNs, FPGAs show great promise

Arbitrary data types (2b, 1b, ..), sparsity

Current trends favor FPGAs. Can we do even better by purposely formulating deep learning to take full advantage of FPGA strengths?



