

# **Efficient Memory Partitioning for Parallel Data Access via Data Reuse**

#### Jincheng Su<sup>1</sup>, Fan Yan<sup>1</sup>, Xuan Zeng<sup>1</sup> and Dian Zhou<sup>12</sup>

<sup>1</sup>Fudan University, Shanghai, China

<sup>2</sup>University of Texas at Dallas, USA

Feb 22, 2016

## BACKGROUND

Loop pipelining and parallel access
 Solutions for parallel access
 Memory partitioning problem
 State-of-the-art partition scheme

# **Loop pipelining**

Given a set of references to memory in a loop nest, in order to enable loop pipelining, how to map them to on-chip memory so as to efficiently support parallel access.





### **Solutions for parallel access**

#### ■ Partition the array *A* to *m* memory banks given *m* references

#### **Memory Partitioning**

Hopefully no extra storage overhead!



Original memory array

Memory banks

### **Memory Partitioning Problem**



# **Memory Partitioning Problem**

#### Bank mapping problem:

Minimize N Subject To  $\forall \vec{x}_j, \vec{x}_k \in M, \vec{x}_j \neq \vec{x}_k, B(\vec{x}_j) \neq B(\vec{x}_k) || F(\vec{x}_j) \neq F(\vec{x}_k),$  $\forall \vec{i} \in D, \forall \vec{p}_j, \vec{p}_k \in P, \vec{p}_j \neq \vec{p}_k, B(\vec{p}_j) \neq B(\vec{p}_k).$ 

#### Intra-bank offsetting problem:

For references mapped to the same bank, give each of them a unique offset, such that there is no access conflict and the storage overhead is minimum.

### Some state-of-the-art partition schemes

#### For multi-dimensional memory arrays

- LTB (Linear Transformation Based memory partitioning) Bank index:  $B(x) = (\alpha \cdot x)\%N$ Intra-bank offset: padding method
- **GMP** (Generalized Memory Partitioning)

**Bank index**: 
$$B(x) = \frac{\alpha \cdot x}{B} \% N$$

Intra-bank offset: improved padding method

Polyhedral model to find optimal  $\alpha$ 

EMP (Efficient Memory Partitioning)

**Bank index**:  $B(x) = (\alpha \cdot x)\% N$ 

Intra-bank offset: improved padding method

Fast heuristic algorithm to construct a valid  $\alpha$ 

#### **Utilize the opportunities of data reuse**



# The proposed memory partitioning algorithm



# The key idea

Use the on-chip registers to cache the reusable data.

#### **Data reuse chains**



(c) Data reuse chain





#### **Implementing Data reuse chains**



#### **Constructing data reuse chains**

$$Move: \ \delta = \begin{pmatrix} 0 \\ 1 \end{pmatrix}$$

$$for (i_0 = 0; i_0 < 1918; i_0 + +) \{$$

$$for(i_1 = 0; i_1 < 1078; i_1 + +) \{$$

$$m$$

$$m$$

$$m$$

$$for (i_0 = 0; i_0 < N_0; i_0 + +) \{$$

$$for(i_1 = 0, i_2 = 0; i_1 < N_1 \&\& i_2 < N_2; i_1 + +, i_2 = i_2 + 2) \{$$

$$m$$

$$m$$

#### **Reuse theorem:**

Denote  $\delta$  a move for iteration vector  $\mathbf{i}$  of a loop nest. Given two different offsets  $c_j$  and  $c_k$ ,  $c_j \neq c_k$  in an access pattern sharing the same coefficient matrix A, if  $c_j - c_k = \lambda A \delta$  where  $\lambda$  is a non-negative integer, then the data element referenced by  $c_j$  can be reused as the data referenced by  $c_k$  after  $\lambda$  iterations.

#### **Constructing data reuse chains**

$$P_{A} = \begin{cases} (0, 0)^{\mathrm{T}} & (0, 1)^{\mathrm{T}} & (0, 2)^{\mathrm{T}} \\ (1, 0)^{\mathrm{T}} & (1, 2)^{\mathrm{T}} \\ (2, 0)^{\mathrm{T}} & (2, 1)^{\mathrm{T}} & (2, 2)^{\mathrm{T}} \end{cases} \qquad \qquad A = \begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix} \qquad \qquad \delta = \begin{pmatrix} 0 \\ 1 \end{pmatrix}$$



The new pattern which will be delivered to the memory partitioning algorithm

## <u>Bank Mapping</u>





By assumptions 3 and 4, the corollary holds:

**Corollary** 1. Two references  $\vec{x}_j = A \cdot \vec{j} + \vec{c}_j$  and  $\vec{x}_k = A \cdot \vec{k} + \vec{c}_k$  are mapped to the same bank by the mapping function  $B(\vec{x}) = (\vec{\alpha} \cdot \vec{x}) \% N$ , if and only if  $\vec{\alpha} \cdot (\vec{c}_j - \vec{c}_k)$  is exactly divisible by N

### **Padding method**



[1] Y. Wang, P. Li, and J. Cong, "Theory and algorithm for generalized memory partitioning in high-level synthesis," in Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), 2014.

#### **Revised padding method**

The case where some component of the partition vector  $\alpha$  are zero.



Figure 5: Mapping result for the case that  $\vec{\alpha} = (1, 0)$ .

#### **Revised padding method**



A 3-dimensional access pattern.

The partition vector  $\boldsymbol{\alpha}$  would be  $(1, 3, 0)^{\mathsf{T}}$ .

Partition factor *N* would be 9.

#### **Revised padding method**

Storage overhead: 
$$(\lceil \frac{w_{k-1}}{N} \rceil \times N - w_{k-1}) \times \prod_{j=0}^{k-2} \prod_{j=k}^{d-1} w_j.$$

If k = 1, no padding is needed, which, by our memory partitioning scheme, is a common case!

#### **Benchmarks**



#### **Experimental result & comparison**



Flip-Flops

LUTs



#### **Experimental result & comparison**

			-									
	Benchmark	Access#	Method	Bank#	alpha	LUT	$\mathrm{FF}_{total}^{1}$	$\mathrm{FF}_{addr}^2$	DSP48E	CP		
			GMP	5	(1,2)	1640	1217	1217	1	2.405		
		4	EMP		(1,3)	1937	1387	1387	1	2.405		
	BICUBIC		ours	3 4007	(1,0)	545	567	439	0	2.299		
			Improvement	40%	-	66.8%	53.4%	63.9%	100%	4.4%		
		#	Bank	# LU	Ts	# F	Fs	# DS	<b>P</b> s	Clo	ck	
Average improvement		t 59	59.8%		78.6%		66.8%		41.7%		14.0%	
			GMP	9	(1,3)	3561	2723	2723	3	2.917		
	SOBEL	9	EMP	9	(1,3)	3561	2723	2723	3	2.917		
			ours	3	(1,0)	614	747	544	2	2.419		
			Improvement	66.7%	-	86.2%	73.0%	80.0%	33.3%	21.2%		
		1	GMP	13	(1.8)	5550	4319	4319	8	2.438		
	LOC 13		EMP	13	(1,5)	5606	4311	4311	8	2.438		
		13	ours	5	(1,0)	1167	1502	1246	4	2.291		
	LOG		Improvement	61.5%	-	79.0%	65.2%	71.2%	50%	6.0%		
			GMP	25	(1.5)	20679	10427	10427	8	3.44		
			EMP	25	(1,5)	20679	10427	10427	8	3.44		
0	CANNY	- 25	ours	5	(1,0)	1160	1832	1192	4	2.291		
	CANNY	20	Improvement	80%	-	94.4%	82.4%	88.6%	50%	33.4%		
	Average Improvement			59.8%	-	78.6%	66.8%	74.0%	41.7%	14.0%		

Table 1: Experimental results and comparisons for overall resources

<sup>1</sup>FF<sub>total</sub> is the total usage of Flip-Flops by the memory system

#### **Experimental result & comparison**

bonchmark	method	bank#	storage overhead						
Denchmark	method		SD	HD	FullHD	WQXGA	4K		
	GMP/EMP	5	0	0	0	0	0		
BICUBIC	ours	3	0	0	0	0	0		
	improver	nent	0	0	0	0	0		
	GMP/EMP	5	0	0	0	0	0		
DENOISE	ours	3	0	0	0	0	0		
	improvement		0	0	0	0	0		
	GMP/EMP	5	0	0	0	0	0		
DECONV	ours	3	0	0	0	0	0		
	improver	nent	0	0	0	0	0		
MOTION_LH	GMP/EMP	6	0	0	0	0.125%	0		
	ours	1	0	0	0	0	0		
	improver	nent	0	0	0	100%	0		
	GMP/EMP	8	1.25%	0	0	0.125%	0		
PREWTITT	ours	3	0	0	0	0	0		
	improvement		100%	0	0	100%	0		
	GMP/EMP	9	1.25%	0	0	0.125%	0		
SOBEL	ours	3	0	0	0	0	0		
	improvement		100%	0	0	100%	0		
	GMP/EMP	13	0.208%	1.111%	1.111%	0.75%	0.423%		
LOG	ours	5	0	0	0	0	0		
	improvement		100%	100%	100%	100%	100%		
	GMP/EMP	13	4.167%	0.694%	1.852%	0	0.7%		
CANNY	ours	5	0	0	0	0	0		
	improvement		100%	100%	100%	0	100%		
Average improvement			35%						

#### Table 2: Storage Overhead Comparisons.

#### **Conclusion**

#### **Contributions:**

- Propose to cache the reusable data by on-chip registers of FPGA
- Propose a new data reuse strategy
- Revise the padding method to generate intra-bank offset more efficiently.

#### **Results:**

Compared with the GMP partition scheme,

- ours can reduce the required number of banks by 59.8% on average.
- The number of LUTs is reduced by 78.6%, Flip-Flops by 66.8%, DSP48Es by 41.7% on average.
- While the performance is improved slightly.

Thanks

Q&A