

RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs

BYU
DEPARTMENT OF
ELECTRICAL &
COMPUTER ENGINEERING

Travis Haroldsen
Brent Nelson
Brad Hutchings

FPGA'2015 Feb 22-24



RapidSmith 1

- Framework for modifying Xilinx XDL designs
- Contain components and routing of Xilinx chips
- Supports large number of research topics including
 - Rapid design prototyping flows
 - Reliability and fault-tolerant techniques
 - PR frameworks
 - Post-PAR debug
 - FPGA security



RapidSmith 1 Limitations

- RapidSmith uses string attributes to describe slice-level functionality
- Little information about the types of BELs in a site
- Hinders BEL-level manipulations



```
BXINV::#OFF
F:frame_buf/VGA/r_regVS<4>_rt:#LUT:D=A1
FFY_SR_ATTR:#OFF
COUTUSED::0
_BEL_PROP::G:PK_PACKTHRU
CYSELG::G
CYINIT:CIN
YUSED:#OFF
GNDF:ProtoComp1.GNDF.1
FXMUX::FXOR
```

RapidSmith 2 Improvements

- Adds BEL types, properties, and interconnectivity
- New BEL-level netlist
- Tools to convert between XDL and BEL-level netlist
- Allows modifying the packing of a design
- Provides functionality for packing, placing, and routing a synthesized netlist onto Xilinx FPGAs

