


# NAND-NOR : A Compact, Fast, and Delay Balanced FPGA Logic Element


Zhihong Huang<sup>†</sup>, Xing Wei<sup>†</sup>, Grace Zgheib<sup>‡</sup>, Wei Li<sup>†</sup>, Yu Lin<sup>†</sup>,  
Zhenghong Jiang<sup>†</sup>, Kaihui Tu<sup>†</sup>, Paolo Ienne<sup>‡</sup>, Haigang Yang<sup>†</sup>



<sup>†</sup> Institute of Electronics, Chinese Academy of Sciences (IECAS)


<sup>‡</sup> Ecole Polytechnique Fédérale de Lausanne (EPFL)

- AND-INVETER-CONE (AIC), another possible logic element architecture compared to LUT



A 3-level AIC (AIC3) with its two types of nodes:  
**Enhanced AIC Element (EAE)** and **Basic AIC Element (BAE)**


# Delay discrepancy problem



The transistor-level implementation of a BAE

- Delay increases by about 50% when all the inversions are added, as opposed to none
- Further aggravated in the case of cascaded multilevel AICs


Delay of the AIC, with up to 6 levels, for both the best and worst-case scenarios (ps).



# Inefficiency in existing AIC cluster




- The crossbars contribute to :
  - About 79% of the total cluster area
  - About 43% to 70% of the delay, depending on the selected path



The AIC cluster architecture adopted in the latest AIC paper


G. Zgheib, L. Yang, Z. Huang, D. Novo Bruna, H. Parandeh-Afshar, H. Yang, and P. lenne. Revisiting And-Inverter Cones. In Proceedings of the 22nd ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 45-54, Monterey, Calif., Feb. 2014.

# NAND-NOR cone structure



A 3-level NAND-NOR with its different nodes

# NAND-NOR element




Transistor-level  
implementation

- ❑ The critical path traversed by the signal is reduced from 4 transistors to 2
- ❑ The total number of transistors is also reduced from 12 to 10
  
- ❑ Delay:
  - 14% - 46% improvement in average delay
  - 43% to 59% reduction in delay discrepancy
  
- ❑ Area:
  - 23% area reduction for a 6-level cone

# DDM input crossbar



## □ Delay-balanced Dual-phased Multiplexer (DDM)




- Get both the output and its negation with relatively similar delays
- Removing the input inversions of the first level nodes: 28% area reduction for a 6-level cone
- The delay of the crossbar itself is also improved

# Optimized logic cluster




IECAS

ÉCOLE POLYTECHNIQUE  
FÉDÉRALE DE LAUSANNE




- ❑ Removing the output crossbar
- ❑ Reducing the number of NAND-NOR Cone's outputs, thus removing middle crossbar
- ❑ Splitting between the feedback and direct output

# Results



# NAND-NOR : A Compact, Fast, and Delay Balanced FPGA Logic Element

Zhihong Huang<sup>†</sup>, Xing Wei<sup>†</sup>, Grace Zgheib<sup>‡</sup>, Wei Li<sup>†</sup>, Yu Lin<sup>†</sup>,  
Zhenghong Jiang<sup>†</sup>, Kaihui Tu<sup>†</sup>, Paolo Ienne<sup>‡</sup>, Haigang Yang<sup>†</sup>



<sup>†</sup> Institute of Electronics, Chinese Academy of Sciences (IECAS)  
<sup>‡</sup> Ecole Polytechnique Fédérale de Lausanne (EPFL)